Por favor, use este identificador para citar o enlazar este ítem: http://repositorio.utec.edu.pe/handle/UTEC/32
Título : Hardware implementation of a FPGA-based universal link for LVDS communications
Autor: Sanchez, Luis
Patiño, Giancarlo
Murray, Victor
Fecha de publicación : 27-feb-2015
Resumen : We present the first hardware implementation for a FPGA-based universal link for the transmission of different low-voltage differential signaling (LVDS) connections through a single LVDS connection between different devices. The main objective of this work is to reduce the number of wires in a network, for example in some satellites, with several groups of devices, to a single LVDS connection. This paper proposes a new communication protocol for successfully coding and decoding the data sent through the single connection. We propose a solution for one of the difficulties of LVDS standard due to the amount of wires needed for a duplex connection, significantly reducing the amount of wires required for a large network. The proposed solution has been implemented in an Atlys board with a Spartan 6 FPGA showing promising results.
Palabras clave : Protocols
Hardware
Frequency division multiplexing,
Optimization,
Wires
Field programmable gate arrays
Editorial : IEEE
Descripción : Circuits & Systems (LASCAS), 2015 IEEE 6th Latin American Symposium on. 24-27 Feb. 2015. Montevideo, Uruguay.
URI: http://repositorio.utec.edu.pe/handle/UTEC/32
DOI : 10.1109/LASCAS.2015.7250480
Aparece en las colecciones: Ingeniería Electrónica

Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
Murray, Herrera, Víctor Manuel.pdf2.44 MBAdobe PDFVisualizar/Abrir


Los ítems de DSpace están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.